Fig. 1A (Prior Art)






Fig. 1B








Fig. 2B-(Sheet 2)

Phone Line 205 207 Hybrid ,209 ,209, ,212 -211 ,211, Ring Detect DSL Codec J Analog Section 213 213 215 Control Registers AVD D/A ,214 214 Ы 占 219 Reset Logic DSL-A Interface 216 Master Clock | XX/ ř Word Clock From Host Reset Clock

Fig. 3A




Fig. 3B

8	B0			
10	B			
D2	B2			
D3	B3			
D4	B4			
D2	B5			
90	B6			
D7	87			
D8	B8			
60	B9			
D10	B10 B9			
D11	B11			
D12	B12			
D13 D12 D11 D10 D9	B13			
D14	B14			
D15	Cntl			

Fig. 3C




Fig. 4

Cycle 4	RxData[3:0]	TxData[3:0]	
Cycle 3	RxData[7:4]	TxData[7:4]	
Cycle 2	RxSOC, RxAddr.[2:0]	TxSOC,TxAddr.[2:0]	
Cycle 1	Control, 0, RxClav,TxClav	Control, 0, RxEnb,TxEnb	
DSL Link Pins	RxData[3:0]	TxData[3:0]	